Exploration of Temperature Constraints for Thermal-Aware Mapping of 3D Networks-on-Chip

Exploration of Temperature Constraints for Thermal-Aware Mapping of 3D Networks-on-Chip

Parisa Khadem Hamedani, Natalie Enright Jerger, Shaahin Hessabi, Hamid Sarbazi-Azad
DOI: 10.4018/jaras.2013070103
(Individual Articles)
No Current Special Offers


This paper proposes three ILP-based static thermal-aware mapping algorithms for 3D Networks-on-Chip (NoC). With these three mapping algorithms, the authors explore the thermal constraints and their effects on temperature and performance. Through complexity analysis, the authors show that the first algorithm, an optimal one, is not suitable for 3D NoCs. Therefore, the authors develop two approximation algorithms and analyze their algorithmic complexities to show their proficiency. According to simulation results, mapping algorithms that employ direct thermal calculation to minimize the temperature reduce the peak temperature by up to 24% and 22%, for the benchmarks that have the highest communication rate and largest number of tasks, respectively. This peak temperature reduction comes at the price of a higher power-delay product. The authors’ exploration shows that considering power balancing early in the mapping algorithm does not affect chip temperature. Moreover, the authors show that considering explicit performance constraints in the thermal mapping has no major effect on performance.
Article Preview


With rapid advances in integrated circuit manufacturing technology, the number of processing cores in systems-on-chip is continuously increasing. Due to technology scaling, interconnect has become a bottleneck for performance; wires have not scaled at the same rate as logic with each technology generation. Furthermore, the rapid increase in the capability and complexity of applications demand greater interconnect bandwidth which leads to an increase in the density and complexity of on-chip interconnects. Two solutions to alleviate the interconnect problems are NoCs (Jantsch, 2003) and 3D integrated circuits (3D ICs) (De Micheli, 2009; Pavlidisi, 2009). By combining these two techniques, we take advantage of their different benefits (De Micheli, 2009). In a 3D IC, various layers of components are stacked vertically on each other; communication across layers is through vertical interconnects. Advantages of 3D ICs include: abatement of overall interconnection length, scaling of chip dimensions, decrease of interconnect power and the possibility of mixing different technologies (e.g. logic, analog, DRAM) on one chip. Although a 3D IC has many advantages, it also has some disadvantages (De Micheli, 2009; Pavlidisi, 2009). For example, thermal management is a much more significant issue than for 2D ICs. Although the power consumption of a 3D IC is less than that of the equivalent 2D chip due to the decrease in average interconnection length, power density of a 3D IC is higher due to smaller chip area and the existence of the vertical layers. Also, the decrease in overall interconnect length can improve the operating frequency of a 3D chip, which can also contribute to the growth of chip power density (De Micheli, 2009; Pavlidisi, 2009).

In addition, the increase in transistor count and the higher operating frequency increase chip power consumption, which results in a higher power density on chip, which in turn increases the chip temperature. High temperature has several undesirable effects on nano-scale designs, such as performance degradation of transistors, increased static power consumption, increased RC delay in interconnects, and reliability issues such as reduced Mean Time To Failure (MTTF) and thermo-migration (Tu, 2011; Pedram, 2006). As a result of these effects, designing and utilizing temperature control algorithms for SoCs is essential.

There are several methods to control chip temperature. These methods can be classified into three categories. The first group of methods is devised and implemented before the chip is built, such as thermal aware placement (Cong, 2007), and insertion of through silicon vias (TSVs) (Cong, 2005). The second group contains methods, such as DVFS (Murali, 2007), that are devised before the chip is built, but whether or not they are used (and how) depends on the runtime conditions of the system. Finally, the third group represents post-silicon techniques that do not require extra effort during hardware design Methods such as task mapping (Addo-Quaye, 2005) and migration (Donald, 2006) algorithms manage chip temperature while the system is running.

Complete Article List

Search this Journal:
Open Access Articles: Forthcoming
Volume 7: 1 Issue (2016)
Volume 6: 2 Issues (2015)
Volume 5: 4 Issues (2014)
Volume 4: 4 Issues (2013)
Volume 3: 4 Issues (2012)
Volume 2: 4 Issues (2011)
Volume 1: 4 Issues (2010)
View Complete Journal Contents Listing