Hershey, Pennsylvania
New York, New YorkBeijing, China
On the Reliability of Post-CMOS and SET Systems

On the Reliability of Post-CMOS and SET Systems

Milos Stanisavljevic (Swiss Federal Institute of Technology EPFL, Switzerland), Alexandre Schmid (Swiss Federal Institute of Technology EPFL, Switzerland), and Yusuf Leblebici (Swiss Federal Institute of Technology EPFL, Switzerland)
Copyright: © 2009 |Pages: 15
DOI: 10.4018/jnmc.2009040103
OnDemand:
(Individual Articles)
Available
$37.50
Current Special Offers
No Current Special Offers
TOTAL SAVINGS: $37.50

Abstract

The necessity of applying fault-tolerant techniques to increase the reliability of future nano-electronic systems is an undisputed fact, dictated by the high density of faults that will plague these chips. The averaging and thresholding fault-tolerant technique that has proven remarkable efficiency in CMOS is presented for SET-based designs. Computer simulations demonstrate the superiority of this fault-tolerant technique over other methods, which is specifically the case when an adaptable threshold is used.

Complete Article List

Search this Journal:
Reset
Volume 3: 4 Issues (2011)
Volume 2: 4 Issues (2010)
Volume 1: 4 Issues (2009)
View Complete Journal Contents Listing