Dynamic Reconfigurable Network-on-Chip Design: Innovations for Computational Processing and Communication

Dynamic Reconfigurable Network-on-Chip Design: Innovations for Computational Processing and Communication

Jih-Sheng Shen (National Chung Cheng University, Taiwan) and Pao-Ann Hsiung (National Chung Cheng University, Taiwan)
Indexed In: SCOPUS
Release Date: June, 2010|Copyright: © 2010 |Pages: 384
DOI: 10.4018/978-1-61520-807-4
ISBN13: 9781615208074|ISBN10: 1615208070|EISBN13: 9781615208081
Hardcover:
Available
$180.00
TOTAL SAVINGS: $180.00
Benefits
  • Printed-On-Demand (POD)
  • Usually ships one day from order
E-Book:
(Multi-User License)
Available
$162.00
List Price: $180.00
10% Discount:-$18.00
TOTAL SAVINGS: $18.00
Benefits
  • Multi-user license (no added fee)
  • Immediate access after purchase
  • No DRM
  • ePub with PDF download
Hardcover +
E-Book:
(Multi-User License)
Available
$215.00
TOTAL SAVINGS: $215.00
Benefits
  • Printed-On-Demand (POD)
  • Usually ships one day from order
  • Multi-user license (no added fee)
  • Immediate access after purchase
  • No DRM
  • ePub with PDF download
OnDemand:
(Individual Chapters)
Available
$37.50
TOTAL SAVINGS: $37.50
Benefits
  • Purchase individual chapters from this book
  • Immediate PDF download after purchase or access through your personal library
Description & Coverage
Description:

Reconfigurable computing brings immense flexibility to on-chip processing while network-on-chip has improved flexibility in on-chip communication. Integrating these two areas of research reaps the benefits of both and represents the promising future of multiprocessor systems-on-chip.

Dynamic Reconfigurable Network-on-Chip Design: Innovations for Computational Processing and Communication is the one of the first compilations written to demonstrate this future for network -on-chip design. Through dynamic and creative research into questions ranging from integrating reconfigurable computing techniques, to task assigning, scheduling and arrival, to designing an operating system to take advantage of the computing and communication flexibilities brought about by run-time reconfiguration and network-on-chip, this book represents a complete source of the techniques and applications for reconfigurable network-on-chip necessary for understanding of future of this field.

Coverage:

The many academic areas covered in this publication include, but are not limited to:

  • Administration of Reconfigurable NoCs
  • Leveraging reconfiguration techniques
  • Low-power network-on-chip
  • Network-on-chip design flow
  • NoC-based Infrastructures
  • Operating system design
  • Programming models for the processing elements
  • Reconfigurable computing techniques
  • Reconfiguring the Network-on-Chip processing elements
  • Task Scheduling
Reviews and Testimonials

Leading researchers present cutting-edge solutions meeting a variety of unique challenges for multicore embedded software like real time, security, safety, reliability, swap, energy efficiency, area consumption and heterogeneity.

– Reiner Hartenstein, TU Kaiserslautern, Germany
Table of Contents
Search this Book:
Reset
Editor/Author Biographies
Jih-Sheng Shen received his B.S. and his M.S. in Computer Science and Information Engineering from the I-Shou University and the National Chung Cheng University, Taiwan, ROC, in 2003 and 2004, respectively. His M.S. thesis was on the design and implementation of on-chip crossroad communication architectures for low power embedded systems. He is currently pursuing his Ph.D. in the Department of Computer Science and Information Engineering at the National Chung Cheng University, Taiwan, ROC. His research interests include the theories and the architectures of reconfigurable systems, machine learning strategies, Network-on-Chip (NoC) designs, encoding methods for minimizing crosstalk interferences and dynamic power consumption.
Pao-Ann Hsiung Ph.D., received his B.S. in Mathematics and his Ph.D. in Electrical Engineering from the National Taiwan University, Taipei, Taiwan, ROC, in 1991 and 1996, respectively. From 1996 to 2000, he was a post-doctoral researcher at the Institute of Information Science, Academia Sinica, Taipei, Taiwan, ROC. From February 2001 to July 2002, he was an assistant professor and from August 2002 to July 2007 he was an associate professor in the Department of Computer Science and Information Engineering, National Chung Cheng University, Chiayi, Taiwan, ROC. Since August 2007, he has been a full professor. Dr. Hsiung was the recipient of the 2001 ACM Taipei Chapter Kuo-Ting Li Young Researcher for his significant contributions to design automation of electronic systems. Dr. Hsiung was also a recipient of the 2004 Young Scholar Research Award given by National Chung Cheng University to five young faculty members per year. Dr. Hsiung is a senior member of the IEEE, a senior member of the ACM, and a life member of the IICM. He has been included in several professional listings such as Marquis' Who's Who in the World, Marquis' Who's Who in Asia, Outstanding People of the 20th Century by International Biographical Centre, Cambridge, England, Rifacimento International's Admirable Asian Achievers (2006), Afro/Asian Who's Who, and Asia/Pacific Who's Who. Dr. Hsiung is an editorial board member of the International Journal of Embedded Systems (IJES), Inderscience Publishers, USA; the International Journal of Multimedia and Ubiquitous Engineering (IJMUE), Science and Engineering Research Center (SERSC), USA; an associate editor of the Journal of Software Engineering (JSE), Academic Journals, Inc., USA; an editorial board member of the Open Software Engineering Journal (OSE), Bentham Science Publishers, Ltd., USA; an international editorial board member of the International Journal of Patterns (IJOP). Dr. Hsiung has been on the program committee of more than 50 international conferences. He served as session organizer and chair for PDPTA'99, and as workshop organizer and chair for RTC'99, DSVV'2000, and PDES'2005. He has published more than 170 papers in international journals and conferences. He has taken an active part in paper refereeing for international journals and conferences. His main research interests include reconfigurable computing and system design, multi-core programming, cognitive radio architecture, System-on-Chip (SoC) design and verification, embedded software synthesis and verification, real-time system design and verification, hardware-software codesign and coverification, and component-based object-oriented application frameworks for real-time embedded systems.
Editorial Policy
In order to ensure the highest ethical practices are achieved for each book, IGI Global provides a full document of policies and guidelines that all editors, authors, and reviewers are expected to follow. View Full Editorial Policy
Peer Review Process
The peer review process is the driving force behind all IGI Global books and journals. All IGI Global reviewers maintain the highest ethical standards and each manuscript undergoes a rigorous double-blind peer review process, which is backed by our full membership to the Committee on Publication Ethics (COPE). The full publishing process and peer review are conducted within the IGI Global eEditorial Discovery® online submission system and on average takes 30 days. Learn More
Ethics & Malpractice
IGI Global affirms that ethical publication practices are critical to the successful development of knowledge. Therefore, it is the policy of IGI Global to maintain high ethical standards in all publications. These standards pertain to all books, journals, chapters, and articles accepted for publication. This is in accordance with standard scientific principles and IGI Global’s position as a source of scientific knowledge. Learn More
Abstracting & Indexing
Archiving
All of IGI Global's content is archived via the CLOCKSS and LOCKSS initiative. Additionally, all IGI Global published content is available in IGI Global's InfoSci® platform.