Functional Verification of ASICs for Performance Optimization in Front-End VLSI Design

Abstract

The designing of Application Specific Integrated Circuits (ASICs) starts with a behavioral description and ended up with commercial Integrated Circuits (ICs). The entire scenario is not that easy, rather involve several complex stages. The process carried out at the fabrication laboratories are referred as back end designing. The scope of this chapter involves designing of several digital modules which are combinational in nature and are very useful for designing several ASICs of modern-day use. The implementations have been carried out using Proteus. Software called Proteus is used to design, sketch, and combine electronic circuits. Finally, performance optimization has been achieved in terms of delay, hardware complexities and energy efficiency in case of designing approximate adder. Approximate adder finds its role in several domain such as digital signal processing, machine learning interface, cryptographic hush function, approximate computing and real time control system.