Welcome to the InfoSci Platform
FPGA Implementation of Fast and Efficient CODEC for H.264/AVC Real Time Video Applications

FPGA Implementation of Fast and Efficient CODEC for H.264/AVC Real Time Video Applications

Yasser Ismail
Copyright: © 2016 |Volume: 7 |Issue: 1 |Pages: 21
ISSN: 1947-9301|EISSN: 1947-931X|EISBN13: 9781466691063|DOI: 10.4018/IJTD.2016010103
Cite Article Cite Article

MLA

Ismail, Yasser. "FPGA Implementation of Fast and Efficient CODEC for H.264/AVC Real Time Video Applications." IJTD vol.7, no.1 2016: pp.32-52. http://doi.org/10.4018/IJTD.2016010103

APA

Ismail, Y. (2016). FPGA Implementation of Fast and Efficient CODEC for H.264/AVC Real Time Video Applications. International Journal of Technology Diffusion (IJTD), 7(1), 32-52. http://doi.org/10.4018/IJTD.2016010103

Chicago

Ismail, Yasser. "FPGA Implementation of Fast and Efficient CODEC for H.264/AVC Real Time Video Applications," International Journal of Technology Diffusion (IJTD) 7, no.1: 32-52. http://doi.org/10.4018/IJTD.2016010103

Export Reference

Mendeley
Favorite Full-Issue Download

Abstract

Low power networks are considered nowadays as a fundamental environment for connecting and communicating various “things.” Such connected things form the hot topic Internet-of-Things (IoT) that emphasizes on better and smarter interconnected world. The two main important issues raised in the IoT are the transmitted bit-rate and the device processing capability limitations. In this paper, a smart Skipping Motion Estimation threshold (TSME) is implemented and elaborated to match the processing capabilities of the IoT devices. The proposed threshold aims to achieve a great reduction in the computations of the Motion Estimation (ME) process with acceptable bit-rate and high speed that are suitable for real time video applications. Simulation results show that there is great reductions in the computations represented by the Motion Estimation Time Saving percentage (METS%) up to 51% and 49% in case of using average and median functions, respectively. Implementation results of the proposed threshold unit on an FPGA show low cost hardware with a maximum hardware frequency of 379.140MHz.

Request Access

You do not own this content. Please login to recommend this title to your institution's librarian or purchase it from the IGI Global bookstore.