Welcome to the InfoSci Platform
State-of-the-Art Master Slave Flip-Flop Designs for Low Power VLSI Systems

State-of-the-Art Master Slave Flip-Flop Designs for Low Power VLSI Systems

Kunwar Singh, Satish Chandra Tiwari, Maneesha Gupta
Copyright: © 2016 |Pages: 33
ISBN13: 9781522501909|ISBN10: 1522501908|EISBN13: 9781522501916
DOI: 10.4018/978-1-5225-0190-9.ch007
Cite Chapter Cite Chapter

MLA

Singh, Kunwar, et al. "State-of-the-Art Master Slave Flip-Flop Designs for Low Power VLSI Systems." Design and Modeling of Low Power VLSI Systems, edited by Manoj Sharma, et al., IGI Global, 2016, pp. 166-198. https://doi.org/10.4018/978-1-5225-0190-9.ch007

APA

Singh, K., Tiwari, S. C., & Gupta, M. (2016). State-of-the-Art Master Slave Flip-Flop Designs for Low Power VLSI Systems. In M. Sharma, R. Gautam, & M. Khan (Eds.), Design and Modeling of Low Power VLSI Systems (pp. 166-198). IGI Global. https://doi.org/10.4018/978-1-5225-0190-9.ch007

Chicago

Singh, Kunwar, Satish Chandra Tiwari, and Maneesha Gupta. "State-of-the-Art Master Slave Flip-Flop Designs for Low Power VLSI Systems." In Design and Modeling of Low Power VLSI Systems, edited by Manoj Sharma, Ruchi Gautam, and Mohammad Ayoub Khan, 166-198. Hershey, PA: IGI Global, 2016. https://doi.org/10.4018/978-1-5225-0190-9.ch007

Export Reference

Mendeley
Favorite

Abstract

This chapter presents a comprehensive overview of the conventional fully static master slave flip-flops used in low power VLSI systems where power budget is critical. In addition, the chapter also presents alternative realization of fully static master-slave flip-flops utilizing a modified feedback strategy. The flip-flops designed on the basis of modified architecture have been explained in detail and compared with state-of-the-art master slave flip-flop designs available in the literature. Extensive capacitance calculations have been performed in terms of clock load and capacitance at internal nodes has also been estimated for all the flip-flop configurations. This is executed in order to compare their relative power and delay characteristics which are well supported by simulation results.

Request Access

You do not own this content. Please login to recommend this title to your institution's librarian or purchase it from the IGI Global bookstore.