Welcome to the InfoSci Platform
Simultaneous MultiThreading Microarchitecture

Simultaneous MultiThreading Microarchitecture

Chen Liu, Xiaobin Li, Shaoshan Liu, Jean-Luc Gaudiot
Copyright: © 2010 |Pages: 31
ISBN13: 9781605666617|ISBN10: 1605666610|EISBN13: 9781605666624
DOI: 10.4018/978-1-60566-661-7.ch024
Cite Chapter Cite Chapter

MLA

Liu, Chen, et al. "Simultaneous MultiThreading Microarchitecture." Handbook of Research on Scalable Computing Technologies, edited by Kuan-Ching Li, et al., IGI Global, 2010, pp. 552-582. https://doi.org/10.4018/978-1-60566-661-7.ch024

APA

Liu, C., Li, X., Liu, S., & Gaudiot, J. (2010). Simultaneous MultiThreading Microarchitecture. In K. Li, C. Hsu, L. Yang, J. Dongarra, & H. Zima (Eds.), Handbook of Research on Scalable Computing Technologies (pp. 552-582). IGI Global. https://doi.org/10.4018/978-1-60566-661-7.ch024

Chicago

Liu, Chen, et al. "Simultaneous MultiThreading Microarchitecture." In Handbook of Research on Scalable Computing Technologies, edited by Kuan-Ching Li, et al., 552-582. Hershey, PA: IGI Global, 2010. https://doi.org/10.4018/978-1-60566-661-7.ch024

Export Reference

Mendeley
Favorite

Abstract

Due to the conventional sequential programming model, the Instruction-Level Parallelism (ILP) that modern superscalar processors can explore is inherently limited. Hence, multithreading architectures have been proposed to exploit Thread-Level Parallelism (TLP) in addition to conventional ILP. By issuing and executing instructions from multiple threads at each clock cycle, Simultaneous MultiThreading (SMT) achieves some of the best possible system resource utilization and accordingly higher instruction throughput. In this chapter, the authors describe the origin of SMT microarchitecture, comparing it with other multithreading microarchitectures. They identify several key aspects for high-performance SMT design: fetch policy, handling long-latency instructions, resource sharing control, synchronization and communication. They also describe some potential benefits of SMT microarchitecture: SMT for faulttolerance and SMT for secure communications. Given the need to support sequential legacy code and emerge of new parallel programming model, we believe SMT microarchitecture will play a vital role as we enter the multi-thread multi/many-core processor design era.

Request Access

You do not own this content. Please login to recommend this title to your institution's librarian or purchase it from the IGI Global bookstore.