Automatic Generation of Memory Interfaces for ASIPs

Automatic Generation of Memory Interfaces for ASIPs

David Kammler, Ernst Martin Witte, Anupam Chattopadhyay, Bastian Bauwens, Gerd Ascheid, Rainer Leupers, Heinrich Meyr
ISBN13: 9781466609129|ISBN10: 1466609125|EISBN13: 9781466609136
DOI: 10.4018/978-1-4666-0912-9.ch005
Cite Chapter Cite Chapter

MLA

Kammler, David, et al. "Automatic Generation of Memory Interfaces for ASIPs." Innovations in Embedded and Real-Time Systems Engineering for Communication, edited by Seppo Virtanen, IGI Global, 2012, pp. 79-100. https://doi.org/10.4018/978-1-4666-0912-9.ch005

APA

Kammler, D., Witte, E. M., Chattopadhyay, A., Bauwens, B., Ascheid, G., Leupers, R., & Meyr, H. (2012). Automatic Generation of Memory Interfaces for ASIPs. In S. Virtanen (Ed.), Innovations in Embedded and Real-Time Systems Engineering for Communication (pp. 79-100). IGI Global. https://doi.org/10.4018/978-1-4666-0912-9.ch005

Chicago

Kammler, David, et al. "Automatic Generation of Memory Interfaces for ASIPs." In Innovations in Embedded and Real-Time Systems Engineering for Communication, edited by Seppo Virtanen, 79-100. Hershey, PA: IGI Global, 2012. https://doi.org/10.4018/978-1-4666-0912-9.ch005

Export Reference

Mendeley
Favorite

Abstract

With the growing market for multi-processor system-on-chip (MPSoC) solutions, application-specific instruction-set processors (ASIPs) gain importance as they allow for a wide tradeoff between flexibility and efficiency in such a system. Their development is aided by architecture description languages (ADLs) supporting the automatic generation of architecture-specific tool sets as well as synthesizable register transfer level (RTL) implementations from a single architecture model. However, these generated implementations have to be manually adapted to the interfaces of dedicated memories or memory controllers, slowing down the design-space exploration regarding the memory architecture. To overcome this drawback, the authors extend RTL code generation from ADL models with the automatic generation of memory interfaces. This is accomplished by introducing a new abstract and versatile description format for memory interfaces and their timing protocols. The feasibility of this approach is demonstrated in real-life case studies, including a design space exploration for a banked memory system.

Request Access

You do not own this content. Please login to recommend this title to your institution's librarian or purchase it from the IGI Global bookstore.