Using Machine Learning Techniques for Performance Prediction on Multi-Cores

Jitendra Kumar Rai, ANURAG, Hyderabad, India
Atul Negi, University of Hyderabad, India
Rajeev Wankar, University of Hyderabad, India

ABSTRACT
Sharing of resources by the cores of multi-core processors brings performance issues for the system. Majority of the shared resources belong to memory hierarchy sub-system of the processors such as last level caches, prefetchers and memory buses. Programs co-running on the cores of a multi-core processor may interfere with each other due to usage of such shared resources. Such interference causes co-running programs to suffer with performance degradation. Previous research works include efforts to characterize and classify the memory behaviors of programs to predict the performance. Such knowledge could be useful to create workloads to perform performance studies on multi-core processors. It could also be utilized to form policies at system level to mitigate the interference between co-running programs due to use of shared resources. In this work, machine learning techniques are used to predict the performance on multi-core processors. The main contribution of the study is enumeration of solo-run program attributes, which can be used to predict concurrent-run performance despite change in the number of co-running programs sharing the resources. The concurrent-run involves the interference between co-running programs due to use of shared resources.

Keywords: Co-Runner Interference, Machine Learning, Multi-Core Processors, Performance Prediction, Shared Resources

INTRODUCTION
Multi-core has become the dominant processor architecture at present. Majority of the computing systems are based on multi-core processors, which include both the desktops as well as servers. In future the number of cores on a single processor chip is going to increase with the upcoming generations of processors. Most of the recent multi-core processors have last level caches, which are shared among the cores (Intel Corporation; Kongetira, Aingaran, & Olukotun, 2005; Golla, 2006). Programs co-running on the cores of multi-core processors also share other resources such as hardware prefetch unit, Front Side Bus (FSB) and memory controller along with last level caches. Along with the growth in number of cores per chip with the generations of processors, future multi-core...
based systems are poised to witness increased degree of sharing of the resources.

The interference between programs co-running on the cores sharing the resources causes degradation in the performance of systems based on multi-core processors. For example a process on one core may cause the eviction of data belonging to process on the other core, with which it shares the cache space. Such interference between co-running programs due to use of shared cache space can cause the performance of simultaneous running processes to get affected by each other. We measured the performance of some of programs from SPEC cpu2006 benchmark suite (SPEC, 2006) on our Intel quad-core Xeon X5482 processor based experimental platform (described in section named EXPERIMENTAL PLATFORMS) for their solo-run as well as concurrent-run. The values of solo-run and concurrent-run performance for those programs in terms of cycles per instruction (CPI) are mentioned in Table 1.

The performance results shown in Table 1 indicate towards degradation in performance of the programs in concurrent-run as compared to their solo-run (i.e., increase in concurrent-run CPI as compared to solo-run CPI). It can be seen that concurrent-run performance of the same program differs when it is run along-with different co-runner programs. In Table 2 we mention the co-runner based performance degradation of the programs mentioned in Table 1. The co-runner based performance degradation results are also shown in Figure 1.

The degradation in performance results from the interactions of program and its co-runner behaviors with respect to usage of resources shared by the cores. In our previous work (Rai et al., 2010) we used the solo-run attributes of the programs to predict their concurrent-run performance on multi-core processors. The methodology proposed in the work to build the model utilized machine learning techniques. The trained model predicts concurrent-run performance of a program by taking the solo-run attributes of that program and its co-runner. For example consider programs A and B co-scheduled on cores of a multi-core processor to run in paired manner. In this paired-run both utilize and contend for the shared resources. The model to predict the paired-run performance of program A can be expressed in the form of equation shown below:

\[ f((a_{1A}, a_{2A}, ..., a_{nA}), (a_{1B}, a_{2B}, ..., a_{nB})) \rightarrow p\_CPI_A \]

Where \( p\_CPI_A \) is paired-run (concurrent-run) performance of program A in terms of cycles per instructions (CPI) and \((a_{1A}, a_{2A}, ..., a_{nA})\) and \((a_{1B}, a_{2B}, ..., a_{nB})\) are set of solo-run program attributes of A and B respectively. This implies that the model needs to be re-built if the number of co-running programs sharing the resources is more than two. For example on Intel Xeon E5630 processor (Intel Corporation) four cores share the last level cache.

The main contribution of this paper is enumeration of solo-run program attributes,
Related Content

A Mobile Cloud Computing System for Mathematical Computation
[www.igi-global.com/article/a-mobile-cloud-computing-system-for-mathematical-computation/141299?camid=4v1a](www.igi-global.com/article/a-mobile-cloud-computing-system-for-mathematical-computation/141299?camid=4v1a)

Adaptive Routing Strategy for Large Scale Rearrangeable Symmetric Networks
[www.igi-global.com/article/adaptive-routing-strategy-large-scale/43884?camid=4v1a](www.igi-global.com/article/adaptive-routing-strategy-large-scale/43884?camid=4v1a)
Grid, P2P and SOA Orchestration: An Integrated Application Architecture for Scientific Collaborations
www.igi-global.com/chapter/grid-p2p-soa-orchestration/40800?camid=4v1a

Grid-Enabling Applications with JGRIM
www.igi-global.com/article/grid-enabling-applications-jgrim/3970?camid=4v1a