Welcome to the InfoSci Platform
Design of an Intelligent Data Cache with Replacement Policy

Design of an Intelligent Data Cache with Replacement Policy

B. Shameedha Begum, N. Ramasubramanian
Copyright: © 2019 |Volume: 10 |Issue: 2 |Pages: 21
ISSN: 1947-3176|EISSN: 1947-3184|EISBN13: 9781522566793|DOI: 10.4018/IJERTCS.2019040106
Cite Article Cite Article

MLA

Begum, B. Shameedha, and N. Ramasubramanian. "Design of an Intelligent Data Cache with Replacement Policy." IJERTCS vol.10, no.2 2019: pp.87-107. http://doi.org/10.4018/IJERTCS.2019040106

APA

Begum, B. S. & Ramasubramanian, N. (2019). Design of an Intelligent Data Cache with Replacement Policy. International Journal of Embedded and Real-Time Communication Systems (IJERTCS), 10(2), 87-107. http://doi.org/10.4018/IJERTCS.2019040106

Chicago

Begum, B. Shameedha, and N. Ramasubramanian. "Design of an Intelligent Data Cache with Replacement Policy," International Journal of Embedded and Real-Time Communication Systems (IJERTCS) 10, no.2: 87-107. http://doi.org/10.4018/IJERTCS.2019040106

Export Reference

Mendeley
Favorite Full-Issue Download

Abstract

Embedded systems are designed for a variety of applications ranging from Hard Real Time applications to mobile computing, which demands various types of cache designs for better performance. Since real-time applications place stringent requirements on performance, the role of the cache subsystem assumes significance. Reconfigurable caches meet performance requirements under this context. Existing reconfigurable caches tend to use associativity and size for maximizing cache performance. This article proposes a novel approach of a reconfigurable and intelligent data cache (L1) based on replacement algorithms. An intelligent embedded data cache and a dynamic reconfigurable intelligent embedded data cache have been implemented using Verilog 2001 and tested for cache performance. Data collected by enabling the cache with two different replacement strategies have shown that the hit rate improves by 40% when compared to LRU and 21% when compared to MRU for sequential applications which will significantly improve performance of embedded real time application.

Request Access

You do not own this content. Please login to recommend this title to your institution's librarian or purchase it from the IGI Global bookstore.