Analysis of Encryption and Compression Techniques for Hiding Secured Data Transmission

Analysis of Encryption and Compression Techniques for Hiding Secured Data Transmission

M. Ravi Kumar (Department of Electronics and Communication Engineering, Koneru Lakshmaiah Education Foundation, India), K. Mariya Priyadarshini (Department of Electronics and Communication Engineering, Koneru Lakshmaiah Education Foundation, India), Chella Santhosh (Department of Electronics and Communication Engineering, Koneru Lakshmaiah Education Foundation, India), J Lakshmi Prasanna (Department of Electronics and Communication Engineering, Koneru Lakshmaiah Education Foundation, India) and G. U. S. Aiswarya Likitha (Department of Electronics and Communication Engineering, Koneru Lakshmaiah Education Foundation, India)
DOI: 10.4018/978-1-7998-9426-1.ch014
OnDemand PDF Download:
Available
$33.75
List Price: $37.50
10% Discount:-$3.75
TOTAL SAVINGS: $3.75

Abstract

Galois finite field arithmetic multipliers are supported by two-element multiplication of the finite body thereby reducing the result by a polynomial p(x) which is irreducible with degree m. Galois field (GF) multipliers have a variety of uses in communications, signal processing, and other fields. The verification methods of GF circuits are uncommon and confined to circuits of critical information sources and yields with realized piece locations. They also require data from the final polynomial P(x), which affects the execution of the final equipment. Here the authors introduce a math method that is based on a PC variable that easily verifies and figures out GF (2m) multipliers from the use of the initial level and compares with Vedic multiplier and Wallace tree multiplier. The technique relies on the parallel elimination of extraordinary final polynomial and proceeds in three phases: 1) decision of the yield bit – the situation is made; 2) decision of the info bit – the situation is made; and 3) the invariable polynomial used in the structure is segregated.
Chapter Preview
Top

Materials And Methods

Vedic Multiplier

Vedic arithmetic decreases the commonplace counts and simplifies. This is true since the Vedic formulas are said to be laid by the conventional standards of human personality functions. Trigonometry, simple and round geometry, analytics, conics, and applied arithmetic of various forms may be honestly applied to these techniques and thoughts. In Vedic mathematics, multiplication techniques are thoroughly discussed. To optimize the process, VM suggests several shortcuts and tricks and the architecture of 4*4 (Priyadarshini & Ravindran, 2019).

Complete Chapter List

Search this Book:
Reset