Implement Multichannel Fractional Sample Rate Convertor using Genetic Algorithm

Implement Multichannel Fractional Sample Rate Convertor using Genetic Algorithm

Vivek Jain, Navneet Agrawal
DOI: 10.4018/978-1-7998-8048-6.ch024
OnDemand:
(Individual Chapters)
Available
$37.50
No Current Special Offers
TOTAL SAVINGS: $37.50

Abstract

In this paper reduce power of multichannel fractional sample rate convertor by minimized hamming distance between consecutive coefficients of filter using Genetic algorithm. The main component of multichannel fractional sample rate convertor is Cascaded multiple architecture finite impulse response filter (CMFIR filter). CMFIR is implemented by cascading of cascaded integrator-comb (CIC) & multiply accumulate architecture (MAC) FIR filter. Genetic algorithm minimizes the hamming distance between consecutive coefficients of CMFIR filter. By Minimizing the hamming distance of consecutive filter coefficient reduces the transaction from 0 to 1 or 1 to 0. These techniques reduce the switching activity of CMOS transistor which is directly reduces Dynamic power consumption by multichannel sample rate convertor, it also minimizes the total power consumption of multichannel fractional sample rate convertor. later than use genetic algorithm on 1 to 128 channel Down sample rate convertor total power reduced by 3.44% to 61.56%, dynamic power reduced by 9.09% to 56.25% .1 to 128 channel Up sample rate convertor total power reduced by 2.81% to 45.42%, dynamic power reduced by 4.76% to 56%, 1 to 128 channel fractional sample rate convertor total power reduced by 1.44% to 17.17%, dynamic power reduced by 6.25% to 19.92%.
Chapter Preview
Top

Literature Review

Generally conventional multichannel fractional sample rate convertor implemented by using direct form FIR filter structure. The difficulty with build multichannel fractional Sample Rate Convertor with direct form architecture is filter length linearly increases with the decimation & Interpolation rate. Therefore, resource Utilization increases; this in turn increases Power consumption. To overcome this problem cascaded integrator-comb (CIC) filter structure to implement multichannel sample rate convertor. CIC filters can professionally carry out either diminish the sample rate or boost the sample rate, with two complementary structures integrator and comb filter being in use to execute these functions. The difficulty with execution of multichannel sample rate convertor with CIC filter was that, CIC filter was provide only for small bandwidth signals because mathematically the frequency response of CIC filter is given by a sinc function. The sinc function confined the bandwidth of multichannel fractional sample rate convertor in the main lobe width of sinc function. Our purposed model Cascaded multiple architecture finite impulse response (CMFIR) filter based multichannel fractional sample rate convertor is an efficient solution of that problem. CMFIR is implemented by cascading of CIC & multiply accumulate architecture (MAC) FIR filter. MAC architecture neutralizes the effect of sinc function of CIC filter. Now we apply genetic algorithm on coefficient of CMFIR filter to diminish the power consumption of multichannel fractional sample rate convertor by reducing the hamming distance of consecutive coefficient of CMFIR filter. The basic component of CMFIR filter is CMOS transistor when it is implemented on FPGA. By reducing the hamming distance of consecutive coefficient of CMFIR filter reduces the switching of CMOS transistor for transition from 0 to 1 or 1 to 0 without effecting frequency response of multichannel fractional sample rate convertor, where:

PT = Total power consumption by CMOS transistorPstatic = Static power consumption by CMOS transistorPdynamic = Dynamic power consumption by CMOS transistorPt = Transient power consumptionPc = Capacitive load power consumptionCdp = Dynamic power dissipation in capacitanceBt = Number of bits toggling from 0 to 1 or 1 to 0 of consecutive CMFIR filter coefficientfi = Input signal frequencyfo = Output signal frequency

The total power consumption by CMOS transistor is given by:

PT = Pstatoc + Pdynamic(1) Pdynamic = Pt + Pc(2)
978-1-7998-8048-6.ch024.m01
(3)
978-1-7998-8048-6.ch024.m02
(4)

This paper main objective is reduced Number of bits toggling Bt by minimization of hamming distance between consecutive coefficient of CMFIR filter.

Top

Metdology To Develop Fractional Mulichannel Sample Rate Convertor Approach

A multichannel fractional sample rate convertor based on CMFIR filter to make all the multimedia devices compatible with all the wireless communication multiple standards.

Complete Chapter List

Search this Book:
Reset